FIG. 1

MODULE	STATE COVERAGE	BRANCH COVERAGE		TOGGLE COVERAGE
TOTAL	95.7% 1231/1286 (55)			
•			Į	
•				
Abcd	94.9% 148/156 (8)			
•				





FIG. 3



## FIG. 4

PRODUCT NAME	REGISTRATION DATES
aaaaa	1999/09/24
bbbbb	1999/09/28
•	
•	
•	

## FIG. 5

QUALITY RANK	: A (2001.12.19)
RTL CODE COVERAGE TOOL VERSION	: 6.000
RTL SIMULATOR	: Verilog-XLx.x
RELATED INFORMATION	

## FIG. 6

```
PRODUCT NAME: aaaaa

VERSION:
CONTAINING IP NAME,
PRESENCE OF UNVERIFIED FUNCTION, RANK:
TEST PATTERN
TYPE: TSTL2
VERSION:
DEPARTMENT:
PERSON IN CHARGE:
CONTACT ADDRESS:
```

## FIG. 7

l	STATE CO	OVERAGE	BRANCH COVERAGE	OVERAGE	•	TOGGLE COVERAGE	VERAGE
MODULE	PRE-ANALYSIS ANALYSIS RESULT RESULT	ANALYSIS RESULT	PRE-ANALYSIS RESULT	ANALYSIS RESULT		PRE-ANALYSIS RESULT	ANALYSIS RESULT
TOTAL	95.7% 1231/1286 (55)	97.5% 1254/1286 (10+8+5/55)					
•							
•						,	
•							
Abcd	94.9% 148/156 (8)	98.0% 153/156 (2+2+1/8)					
•							
•							

DEFAULT DESCRIPTION CORRESPONDING TO SYNOPYS DC DETAILED COMMENT UN-EXCLUDED BECAUSE OF INSUFFICIENT ANALYSIS > **ANALYSIS RESULT** UN-EXCLUDED BECAUSE OF INSUFFICIENT VERIFICATION PATTERN > BECAUSE OF INTENTIONAL REDUNDANT FOR EASY READING > EXCLUDED
BECAUSE OF
REDUNDANT
DUE TO
SPECIFIC TOOL EXCLUDED BECAUSE OF UNUSED FUNCTION > CORRESPONDING RTL DESCRIPTION SERIAL LINE NUMBER 1083 1156 2023 418 721 ~ က Z 4

w Portions

z Portions

y Portions

X PORTIONS

FIG. 8

FIG. 9




FIG. 10




FIG. 11

STATE COVERAGE	ERAGE	BRANCH COVERAGE	VERAGE	•	FAULT COVERAGE	/ERAGE
YSIS ANALYSIS T RESULT	SIS	PRE-ANALYSIS ANALYSIS RESULT RESULT	ANALYSIS RESULT		PRE-ANALYSIS RESULT	ANALYSIS RESULT
97.5% 1254/1286 (10+8+5/55)	86 86 (55)					
98.0% 153/156					93.2% 2983/3201	95.2%
(2+3/8)					(218)	(39+25/218)

FIG. 12

· · · · ·				ANALY	<b>ANALYSIS RESULT</b>	
SERIAL NUMBER	FAULT	NODE	EXCLUDED BECAUSE OF UNUSED FUNCTION	EXCLUDED BECAUSE OF OTHER REASONS	UN-EXCLUDED	DETAILED COMMENT
1	sa0	Abcd/xyyz[1]	۸			
2	sa1	Abcd/awg		٨		REDUNDANT FAULT
က	sal	Abcd/wggza			٨	INSUFFICIENT VERIFICATION PATTERN
Z	sa0	Abcd/zxz	Λ			XXXX FUNCTION IS UNUSED
·			X PORTIONS	y PORTIONS		

FIG. 13

					 	L		_
	DETAILED COMMENT		REDUNDANT FAULT	INSUFFICIENT VERIFICATION PATTERN			XXXX FUNCTION IS UNUSED	
ANALYSIS RESULT	UN-EXCLUDED			٨				
ANA	EXCLUDED BECAUSE OF OTHER REASONS		٨					W
	EXCLUDED BECAUSE OF UNUSED FUNCTION	٨					۸	<
	WEIGHT	237	201	127			20	
NODE		Abcd/xyyz[1]	Abcd/awg	Abcd/wggza			Abcd/xz	
FAULT LIST		saO	sa1	sal			sa0	
	SERIAL NUMBER	1	2	က			Z	
				!	1			

FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18

